dsp課程設(shè)計-基于dspbuilder的巴克碼檢出設(shè)計與實現(xiàn)-資料下載頁
2025-08-10 08:24本頁面
【正文】 AddSubVal AddAdd port map dataa p3A1L2Add, datab 00000, clock clock, ena 39。139。, sclr sclr, result p3B0L3Add 。u3_L3_Inst0 : SAdderSub generic map LPM_WIDTH 6, PIPELINE 1, SequenceLength 1, SequenceValue 1, AddSubVal AddAdd port map dataa p3A0L3Add, datab p3B0L3Add, clock clock, ena 39。139。, sclr sclr, result A2W 。 Compare Operator Simulink Block ComparatorComparatori : Comparator generic map LPM_WIDTH 20, DIRECTION Altagb, LPM 0 port map DATAA 6 downto 0 A2W 6 downto 0 , DATAA 7 A2W 6 , DATAA 8 A2W 6 , DATAA 9 A2W 6 , DATAA 10 A2W 6 , DATAA 11 A2W 6 , DATAA 12 A2W 6 , DATAA 13 A2W 6 , DATAA 14 A2W 6 , DATAA 15 A2W 6 , DATAA 16 A2W 6 , DATAA 17 A2W 6 , DATAA 18 A2W 6 , DATAA 19 A2W 6 , DATAB A1W, result A3W 。 SubSystem Hierarchy Simulink Block bxn1mbxn1mi : bxn1m port map AltBus A20W, clock clock, sclr sclr, AltBus1 1 downto 0 A4W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxn1m1bxn1m1i : bxn1m1 port map AltBus A18W, clock clock, sclr sclr, AltBus1 1 downto 0 A5W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxn1m2bxn1m2i : bxn1m2 port map AltBus A17W, clock clock, sclr sclr, AltBus1 1 downto 0 A6W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxn1m6bxn1m6i : bxn1m6 port map AltBus A22W, clock clock, sclr sclr, AltBus1 1 downto 0 A7W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxn1m7bxn1m7i : bxn1m7 port map AltBus A21W, clock clock, sclr sclr, AltBus1 1 downto 0 A8W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxn1m8bxn1m8i : bxn1m8 port map AltBus A15W, clock clock, sclr sclr, AltBus1 1 downto 0 A9W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxpmbxpmi : bxpm port map AltBus A25W, clock clock, sclr sclr, AltBus1 1 downto 0 A10W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxpm1bxpm1i : bxpm1 port map AltBus A24W, clock clock, sclr sclr, AltBus1 1 downto 0 A11W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxpm2bxpm2i : bxpm2 port map AltBus A23W, clock clock, sclr sclr, AltBus1 1 downto 0 A12W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxpm3bxpm3i : bxpm3 port map AltBus A19W, clock clock, sclr sclr, AltBus1 1 downto 0 A13W 1 downto 0 。 SubSystem Hierarchy Simulink Block bxpm4bxpm4i : bxpm4 port map AltBus A16W, clock clock, sclr sclr, AltBus1 1 downto 0 A14W 1 downto 0 。 Tap Delay Line Simulink Block ShiftTapsShiftTapsi : SShiftTap generic map width 1, use_dedicated_circuitry 0, lpm_hint None, number_of_taps 11, tap_distance 1 port map data 0 A0W, clock clock, sclr sclr, ena 39。139。, taps 0 A15W, taps 1 A16W, taps 2 A17W, taps 3 A18W, taps 4 A19W, taps 5 A20W, taps 6 A21W, taps 7 A22W, taps 8 A23W, taps 9 A24W, taps 10 A25W 。end architecture aDspBuilder?；贒SP Builder的巴克碼檢出設(shè)計與實現(xiàn)（張偉）12
環(huán)評公示相關(guān)推薦
鄂ICP備17016276號-1