ps2鼠標(biāo)鍵盤協(xié)議外文翻譯-其他專業(yè)-資料下載頁
2025-01-19 06:49本頁面
【導(dǎo)讀】用集電極開路實現(xiàn)了一種雙向同步串行協(xié)議。在總線空閑時，兩條線都是高電平。主機(jī)總線擁有最終?？刂茩?quán)，并可能抑制隨時溝通拉時鐘線低。這是“請求發(fā)送”狀態(tài)和信號設(shè)備開始產(chǎn)生時鐘脈沖。1個校驗位（奇校驗）。數(shù)1的數(shù)據(jù)位加上校驗位總是加起來奇數(shù)（奇校驗），這是用于錯誤檢測。備發(fā)送的數(shù)據(jù)的上升沿讀取時鐘的頻率必須在范圍10-。即15-25微秒后相應(yīng)的時鐘過渡。輸時，它會被緩沖，直到主機(jī)發(fā)行時鐘。設(shè)備應(yīng)該檢查此狀態(tài)下，間隔不超過10毫秒。收到停止位后，設(shè)備將承認(rèn)接收到的字節(jié)，使數(shù)據(jù)線低，產(chǎn)生最后一個時鐘脈沖。主機(jī)可能中止傳輸時前11個時鐘脈沖應(yīng)答位時鐘線至少100微秒。圖3用圖形表示，圖4的定時顯示由主機(jī)產(chǎn)生的信號，而生成的PS/2設(shè)備分開。立即收到“確認(rèn)”后，主機(jī)可能會帶來抑制通信，數(shù)據(jù)處理，如果由主機(jī)發(fā)送的命令，需要一個響應(yīng)，該響應(yīng)必須不遲于20毫。秒接收主機(jī)后釋放時鐘線。如果不會發(fā)生這種情況時，主機(jī)將生成一個錯誤。
【正文】 ter the 11th clock pulse, the device will continue to generate clock pulses until the the Data line is released (the device will then generate an error.) The host may abort transmission at time before the 11th clock pulse (acknowledge bit) by holding Clock low for at least 100 microseconds. To make this process a little easier to understand, here39。s the steps the host must follow to send data to a PS/2 device: 1) Bring the Clock line low for at least 100 microseconds. 2) Bring the Data line low. 3) Release the Clock line. 4) Wait for the device to bring the Clock line low. 5) Set/reset the Data line to send the first data bit 6) Wait for the device to bring Clock high. 7) Wait for the device to bring Clock low. 8) Repeat steps 57 for the other seven data bits and the parity bit 9) Release the Data line. 10) Wait for the device to bring Data low. 11) Wait for the device to bring Clock low. 12) Wait for the device to release Data and Clock Figure 3 shows this graphically and Figure 4 separates the timing to show which signals are generated by the host, and which are generated by the PS/2 device. Notice the change in timing for the ack bitthe data transition occours when the Clock line is high (rather than when it is low as is the case for the other 11 bits.) Figure 3: HosttoDevice Communication. Figure 4: Detailed hosttodevice munication. Referring to Figure 4, there39。s two time quantities the host looks for. (a) is the time it takes the device to begin generating clock pulses after the host initially takes the Clock line low, which must be no greater than 15 ms. (b) is the time it takes for the packet to be sent, which must be no greater than 2ms. If either of these time limits is not met, the host should generate an error. Immediately after the ack is received, the host may bring the Clock line low to inhibit munication while it processes data. If the mand sent by the host requires a response, that response must be received no later than 20 ms after the host releases the Clock line. If this does not happen, the host generates an error. REFERENCES [1] Daemen J,Rijmen Design of Rijndael:AESThe Advanced Encryption Standard. . 2021 [2] Prof Stephen A, PS/2 Keyboard and Mouse Interface［ D］ Columbia University,2021:6567 [3] PS/2 Mouse/Keyboard Protocol, [OL].Adam Chapweske, Copyright 1999:112120. [4] Holtek Semiconductor [5] Adam
研究報告相關(guān)推薦
鄂ICP備17016276號-1