【正文】 北京：機械工業(yè)出版社，2003，6264 [7] 《TMS320VC5402 Datasheet》, Texas Instruments。參考文獻[1]　楊進, 李平, 文玉梅, 等. 自適應供水管網泄漏檢測定位儀器系統(tǒng)[J ]. [2]　張勇, 曾熾祥, 周好斌, 陳濱. TM S320C5000 系列DSP 匯編語言程序設計[M ]. [3]　楊進, 文玉梅, 李平，自來水鑄鐵管道泄漏聲信號頻率特征研究[J ]. [4]　胡劍波, 徐盛，數(shù)字信號處理系統(tǒng)的應用和設計[M ]. 上海: 上海交通大學出版社, [5] 劉益成，TMS320C54x DSP應用程序設計與開發(fā)。VC5402的強大信號處理能力使得系統(tǒng)能夠實現(xiàn)復雜的信號處理算法, 不僅可以進行數(shù)據采集還能夠對采集信號進行算法處理。DMSDI = dst_page。DMSBA = DMSRCP_SUBADDR。DMSDI = dmsefc。 /* Write to DMA src subbank register with increment */DMSDI = dst_addr。 fr reg */,unsigned int dmmcr /*IN: Value to set mode control reg */,unsigned int dmctr /*IN: Value to set element count reg */,unsigned int src_page /*IN: Value to set source page reg */,unsigned int src_addr /*IN: Value to set source addr reg */,unsigned int dst_page /*IN: Value to set dest page reg */,unsigned int dst_addr /*IN: Value to set dest addr reg */){DMSBA = (channel * 5) + DMSRC_SUBADDR。DMPREC = dmpre。DMSDI = dmgcr。DMSDI = dmgsa。DMSDI = dmfri0。DMSDI = dmidx0。 /* Set DMA SubBank Address Register */DMSDI = dmsrcp。= 0xFF00u。 /*DMGCR*/DMSDI = 0x0000u。 /*DMGSA*/DMSDI = 0x0000u。 /*DMFRI0*/DMSDI = 0x0000u。 /*DMIDX0*/DMSDI = 0x0000u。 /*DMSRCP*/DMSDI = 0x0000u。 //mcr}DMSBA = DMSRCP_SUBADDR。 //ctrDMSDI = 0x0000u。 //srcDMSDI = 0x0000u。channel = 4。DMSBA = DMSRC_SUBADDR。 }/* DMA Reset All */static inline void dma_reset_all( void ){unsigned short channel。\PRD(port) = 0xffffu。\TCR(port) amp。}define TIMER_HALT(port)\TCR(port) |= (0x1u TSS)define TIMER_START(port)\TCR(port) = (TCR(port) amp。define INTR_GLOBAL_ENABLE\asm(\tRSBX INTM)define INTR_CLR_FLAG(flag)\{IFR |= (0x1u flag)。 0xFF00u) | value。數(shù)據處理程序：define DSYNC_REVT1 0x05 /* sync to McBSP1 receive event */define AUTOINIT_ENABLE 0x01 /* autoinitialization mode is enabled */define DINM_ENABLE 0x01 /* DMA interrupt is enabled */define IMOD_HALFBLOCK 0x01 /* DMA Int occurs each half block*/define CTMOD_DEC 0x00 /* Decrement counter mode*/define INDEXMODE_NOMOD 0x00 /* No modify (Index mode)*/define INDEXMODE_INC 0x01 /* Post increment index mode*/define HIGH_PRIORITY 0x01 /* Highest priority for DMA channel */define INTSEL_01 0x01 /*RINT0,XINT0,RINT2,XINT2,DMAC2,DMAC3, *//* DMAC4,DMAC5 */define DSYNC_XEVT1 0x06 /* sync to McBSP1 transmit event*/define IMOD_BLOCK 0x00 /* DMA Int occurs at the end of the block*/define CTMOD_DEC 0x00 /* Decrement counter mode*/define SPACE_DATA 0x01 /* DMA Data Space Select*//* MemoryMapped Register Definitions */define DMPREC (*(volatile unsigned int*)(0x0054u))define DMSBA (*(volatile unsigned int*)(0x0055u))define DMSDI (*(volatile unsigned int*)(0x0056u))define DMSDN (*(volatile unsigned int*)(0x0057u))define IMR (*(volatile unsigned int*)(0x0000u))define IFR (*(volatile unsigned int*)(0x0001u))define XPC (*(volatile unsigned int*)(0x001eu))define PMST (*(volatile unsigned int*)(0x001du))define BSCR (*(volatile unsigned int*)(0x0029u))define DRR1_ADDR(port) (port ? 0x41 : 0x21)define DXR1_ADDR(port) (port ? 0x43 : 0x23)define TCR_ADDR(port) (port ? 0x32 : 0x26)define TCR(port) (*(volatile unsigned int*)TCR_ADDR(port))define PRD_ADDR(port) (port ? 0x31 : 0x25)define PRD(port) (*(volatile unsigned int*)PRD