外文文獻翻譯----微控制器-資料下載頁
2025-05-12 12:15本頁面
【導讀】P89LPC952是一款單片封裝的微控制器，含有多種低成本的封裝形式。它采用了高性能的處理器結構，指令執(zhí)行時間只需2到4個時鐘周期。6倍于標準80C51器件。P89LPC952集成了許多系統(tǒng)級的功能，這樣可。大大減少元件的數(shù)目和電路板面積并降低系統(tǒng)的成本。8KB可擦除Flash程序存儲器，具有1KB扇區(qū)和64字節(jié)頁。256字節(jié)RAM數(shù)據(jù)存儲器和256字節(jié)附加片內(nèi)RAM。具有window比較器的8輸入多路10位A/D轉換器，結果在允許范圍。兩個增強型UART，具有波特率發(fā)生器、間隔檢測、幀錯誤檢測和自動。片內(nèi)高精度的RC振蕩器選項帶有時鐘倍頻器，無需外接振蕩器件。可選擇RC振蕩器選項并且其頻率可進行很好的調(diào)節(jié)。速轉變?yōu)樽罡咝阅堋DD操作電壓范圍為～。44腳封裝，使用片內(nèi)振蕩器和復位選項時，至少可獲得40個I/O口。整個芯片指定了最大值的限制。同一時鐘頻率下，其速度為標準80C51器。只需要較低的時鐘頻率即可達到同樣的性能，這樣無疑降低。振蕩器失效檢測。4個中斷優(yōu)先級。Boot向量允許用戶將Flash裝載代碼放入Flash存儲器內(nèi)的任何位
【正文】 vailable to user code. ? Default loader providing ISP via the serial port, located in upper end of user program memory. ? Boot vector allows userprovided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user. ? Any flash program/erase operation in 2 ms. ? Programming with industrystandard mercial programmers. ? Programmable security for the code in the flash for each sector. ? 100,000 typical erase/program cycles for each byte. ? 10 year minimum data retention. Flash organization The program memory consists of eight 1 kB sectors on the P89LPC952 devices. Each sector can be further divided into 64byte pages. In addition to sector erase, page erase,and byte erase, a 64byte page register is included which allows from 1 to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time. Using flash as data storage The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a nonsecured sector may be used for nonvolatile data storage. Flash programming and erasing Four different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the enduser application (IAP) under control of the application’s firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock/serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The flash may also be programmed or erased using a mercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32bit CRC result on either a sector or the entire user code space.
畢業(yè)設計相關推薦
鄂ICP備17016276號-1