freepeople性欧美熟妇, 色戒完整版无删减158分钟hd, 无码精品国产vα在线观看DVD, 丰满少妇伦精品无码专区在线观看,艾栗栗与纹身男宾馆3p50分钟,国产AV片在线观看,黑人与美女高潮,18岁女RAPPERDISSSUBS,国产手机在机看影片

正文內(nèi)容

外文翻譯---波形合成電路的分析與設(shè)計(jì)-其他專業(yè)-展示頁(yè)

2025-01-31 09:37本頁(yè)面
  

【正文】 ition were shifted and synthesized, the square wave was generated. This circuit in this method was more cheaper than other circuits (eg: DDS). Keywords: Waveform Generator。 Filter。 Put the sine signals into 10KHz to phase shifter phase adjuster, and after 30KHz sinusoidal signal together into addition circuit synthesis, namely plete signal stack. It can be inferred that the output signal is adder an approximate squarewave signal, and frequency for probably 10KHz. System unit circuit as shown in figure 1 below. Figure 1 system structure diagram 2 the hardware circuit design square wave generating circuit design 方波發(fā)生電路 分頻 電路 濾波 電路 10Khz調(diào)幅 30KHz 調(diào)幅 移相 電路 加法 電路 According to the above analysis, the 60kHz should be produced for pulse frequency. Square wave can use digital circuit generation, also can use analog circuits produce. As digital circuits produce waveform amplitude, needs to be smaller using simulated circuit to amplify。 Through the feedback loop and delay link to the electric frequency periodically height variations. Principle chart as figure2shows, diagram hysteretic parator output voltage, threshold voltage。 Choose opamp should consider when it39。t use, this latter stage, still need to pass the followup processing, should first except negative voltage isolation, here with a diode, so after diode for the voltage after subtracting tube voltage half before diode pressure drop. Thus square wave amplitude will more small, in order to achieve the minimum separate frequency circuit requirements, should be the voltage waveforms were pressurization. In proportion with pressor circuit USES amplifier, get the voltage amplitude moderate. Then after the voltage level for use, but in order to reduce load after each level circuit, the influence of wavelet produce circuit with load ability raise circuit, finally take a shot extremely follow device. To this, square wave generator can be expected to reach, could plug in the latter stage circuit. Figure 2 square wave generating circuit principle diagram . Points frequency circuit design This points to the former stage frequency circuits are produced, into a square 60KHz 390v for 1/2, frequency respectively. 30KHz And the square wave signal 10KHz. This treatment can easily think of using digital counter solve. The counter is monly used sequential circuits to pulse, it not only can count, can also used for the points frequency, timing, produce beats pulse, etc. This paper use of its points frequency characteristics, a N disables counter can will it input clock signal, points for occupies emptiespared frequency for 1 / N, frequency for input signal 1 / N output the clock signal. So in order to get the 30KHz square wave signal, the 60KHz U1O P A 8 4 2 I D32 476R11kΩR21kΩR31kΩ R410kΩK e y = A50%R5220ΩC21 0 n FD1 1 N 4 7 2 8 AD2 1 N 4 7 2 8 AD31 N 4 0 0 74053216 Uosquare can be as the clock signal, access a secondary system, the output to a counter 390v for 1/2, frequency of square wave signal 30KHz. But for the square wave signal acquisition 10KHz, can let 60KHz square wave signal through a ternary counter, corresponding to output a occupies emptiespared to 1/3, frequency of square wave signal for 20KHz, then the signal as the input signal, access a binary counter, you will get a 390v for 1/2, frequency for the 10KHz square. The 60KHz pulse signal ing through three digital counter processing, gain satisfaction 1/2 390v requirements of 30KHz 10KHz and pulse signal. For digital counter choice is the key to realizing points frequency. If using mon integrated counter 74LS \ HC163, such as (74LS \ HC161) constitute the counter, required disables 390v will appear uncertain situation, need separate frequency, adding in 390v regulating circuit, which makes the circuit is not stable and structure is more plex. And use trigger level could be behind the counter 390v good control, so the system USES a JK flipflop position counter, T flipflop and D flipflop also can choose. Then need to consider the choice to TTL and COMS device, because the system to treat
點(diǎn)擊復(fù)制文檔內(nèi)容
環(huán)評(píng)公示相關(guān)推薦
文庫(kù)吧 www.dybbs8.com
備案圖鄂ICP備17016276號(hào)-1