tds3054b示波器使用說(shuō)明-資料下載頁(yè)
2025-08-05 01:20本頁(yè)面
【正文】 . . . ???????NiiNVNR MSNVVVR MS12222211. . . 標(biāo)準(zhǔn)時(shí)間參數(shù) 提供五組標(biāo)準(zhǔn)時(shí)間參數(shù) ： 週期 ( PERIOD )、波寬 ( WIDTH )、上昇時(shí)間 ( RISE )、下降時(shí)間 ( FALL )、延遲 ( DELAY )。 參數(shù)說(shuō)明 FALL、 RISE : TOP BASE 90% 10% RISE FALL 參數(shù)說(shuō)明 DELAY : FIRST EDGE FIRST EDGE TIME DELAY BETWEEN TWO SIGNAL 50% 50% Do you Have these Measurement Challenges? Faster Clock and Data rates? Quicker Rise/Fall times? Shorter Setup/Hold Times? Tighter Jitter Specifications? Smaller Logic swings? Impedance and Termination issues? Synchronous Bus architectures? More signals to observe? Difficulty Probing? Hard to Debug? Industry Challenge: A Faster Computer Architecture S e c o n d a r yC a c h eC P UGr a p h i c sA c c e le r a t o rS y s t e mM e m o r yP e r ip h e r a lsB a c k S i d e B u sRa m B u sLegacyBusesU S BH i s p e e dB u sC o n t r o lle rA G PInterchipbusFr. Side BusP C I B u sI / O B u sC o n t r o lle rC h ip S e tP e r ip h e r a lsP e r ip h e r a lsFSB (Front Side Bus): 100 MHz clock, 200 ps rise time, Spread spectrum clocking, Logic levels: , AGP: 66 MHz Clock, Dynamic series termination in the driver IC, Sourcesync bus up to 266 MHz data rate Rambus: Differential 400 MHz clock, 800 MHz selftimed data, 800 mV pp RSL logic, 200 ps setup/hold, 200 ps rise times GB/s 800 MB/s GB/s PCI: 66 MHz clock, 66 MHz data 266 MB/s
教學(xué)課件相關(guān)推薦
鄂ICP備17016276號(hào)-1