磁阻式隨機(jī)存取記憶體技術(shù)的發(fā)展-資料下載頁(yè)
2025-07-27 22:30本頁(yè)面
【正文】 n R A, Daughton J M, von Moln180。ar S, Roukes M L, Chtchelkanova A Y and Treger D M, Science 294, 1488, 2001.[4] Parkin S S P et al, Proc. IEEE 91, 661, 2003.[5] Moodera J S, Kinder L R, Wong T M and Meservey R, Phys. Rev. Lett. 74, 3273, 1995.[6] Moodera J S and Mathon G, J. Magn. Magn. Mater. 200, 248, 1999.[7] Parkin S S P et al, J. Appl. Phys. 85, 5828, 1999.[8] de Boeck J and Borghs G, Phys. World 12, 27, 1999.[9] Tehrani S et al, Proc. IEEE 91, 714, 2003.[10]J. M. Daughton, “Magnetic tunneling applied to memory”, J. Appl. Phys. 81 (8), 1997, p3758[11] J. M. Daughton, et al., “Magnetoresistive memory including thin film storage cells having tapered ends”, US Patent 4,731,757, Mar. 15, 1988[12] J. M. Daughton, et al., “Magnetoresistive memory with multilayer storage cells having layers of limited thickness”, US Patent 4,780,848, Oct. 25, 1988[13] J. M. Daughton, et al., “Magnetic state entry assurance”, US Patent 5,060,193, Oct. 22, 1991[14] J. M. Daughton, “Magnetic tunneling applied to memory”, J. Appl. Phys. 81 (8), 1997, p3758.[15] J. M. Daughton, et al., “Magnetoresistive memory including thin film storage cells having tapered ends”, US Patent 4,731,757, Mar. 15, 1988.[16] William Reohr, et al., 2002, “Memories of tomorrow”, Circuits and Devices Magazine, IEEE, Vol. 18, pp. 17~27, Sept.[17] 吳品賢，2001， “自旋電子相關(guān)研究報(bào)告”， 中華民國(guó)磁性技術(shù)學(xué)會(huì)會(huì)訊，Vol. 27，1卷，頁(yè)18~26。[18] . Kim, et al., 2003, “High cellefficiency synchronous MRAM adopting unified bitline cache”, Electronics Letters, Vol. 39, No. 16, pp. 1166~1167, August.[19] Edward K. S. Au, et al., 2004, “A novel currentmode sensing scheme for magnetic tunnel junction MRAM”, Transactions on Magnetics, IEEE, Vol. 18.[20] EunJung Tang, et al., 2004, “A sensing circuit for MRAM based on 2MTJ2T structure”, Current Applied Physics, ~24.[21] Kouichi Yamada, et al., 2001, “A novel sensing scheme for a MRAM with a 5% MR ratio”, 2001 Symposium on VLSI Circuit Digest of Technical Papers, pp. 123.[22] Roy Scheuerlein, et al., 2000, “A 10ns read and write nonvolatile memory array using a magnetic tunnel junction and FET switch in each cell”, ISSCC Digest of Technical Papers, pp. 128.[23] M. Durlam, et al., 2002, “A low power 1Mbit MRAM based on 1T1MTJ bit cell integrated with Copper Interconnects”, Symposium on VLSI Circuit Digest of Technical Papers, pp. 158~161.[24] Noboru Sakimura, et al., 2003, “A 512kb crosspoint cell MRAM”, ISSCC Digest of Technical Papers.[25] 黃虹雯撰，民國(guó)89年， “次微米鑄型鎳鐵磁膜的磁區(qū)結(jié)構(gòu)與磁壁運(yùn)動(dòng)行為”，彰化師大物理研究所碩士論文[26] 劉家榮撰，民國(guó)91年， “磁性記憶元結(jié)構(gòu)的製作與分析”，彰化師大物理研究所碩士論文[27] William Reohr, et al., 2002, “Memories of tomorrow”, Circuits and Devices Magazine, IEEE,Vol. 18,pp. 17~27, Sept.[28] D. C. Worledgea and David W. Abraham, “Conducting atomicforcemicroscope electrical characterization of submicron magnetic tunnel junctions”, APPLIED PHYSICS LETTERS, Vol 82, No 25, p4522~4524.(2003).作者簡(jiǎn)介葉林秀：國(guó)立雲(yún)林科技大學(xué)工程科技博士班研究生，背景電子工程，專長(zhǎng)半導(dǎo)體與光電及材料檢測(cè) g8910807@李佳謀：國(guó)立雲(yún)林科技大學(xué)工程科技博士班研究生，背景電機(jī)工程，專長(zhǎng)電路模擬與設(shè)計(jì) yorki@徐明豐：國(guó)立雲(yún)林科技大學(xué)工程科技博士班研究生，背景化學(xué)工程，專長(zhǎng)材料量測(cè)與分析 g9010813@吳德和：國(guó)立雲(yún)林科技大學(xué)光電工程研究所 暨 文理通識(shí)學(xué)科教授 兼 人文科學(xué)學(xué)院院長(zhǎng)，背景物理系，專長(zhǎng)物理及磁性材料與光電 wuth@歡迎刊登廣告「物理雙月刊」是一份報(bào)導(dǎo)物理界動(dòng)態(tài)發(fā)展之刊物，其內(nèi)容深入淺出，涵蓋物理新知、物理專文、人物專訪、物理消息、研討會(huì)消息等專欄，為臺(tái)灣物理界人士所熟知。若有需要，歡迎學(xué)校各系所或廠商利用本刊物刊登廣告，有意者請(qǐng)向物理學(xué)會(huì)李衷潔小姐聯(lián)絡(luò)。TEL : 0223634923
范文總結(jié)相關(guān)推薦
鄂ICP備17016276號(hào)-1