freepeople性欧美熟妇, 色戒完整版无删减158分钟hd, 无码精品国产vα在线观看DVD, 丰满少妇伦精品无码专区在线观看,艾栗栗与纹身男宾馆3p50分钟,国产AV片在线观看,黑人与美女高潮,18岁女RAPPERDISSSUBS,国产手机在机看影片

正文內(nèi)容

電子信息專業(yè)外文翻譯---eda的發(fā)展及vhdl的應(yīng)用-電子信息-預(yù)覽頁

2025-02-20 03:20 上一頁面

下一頁面
 

【正文】 for an electric circuit expects to appear after the 8039。t pare VHDL still supports various design method, since support from the bottom upward design, support again from the design of crest declivity。s to carry on exchanges and share, decrease hardware electric circuit design. (1)pared with other hardware description languages, the VHDL have stronger behavior description ability, e to a decision him to bee a system design realm the best hardware a description language strong behavior description ability is to avert from concrete spare part structure and describe and design important assurance of largescale electronics system from the logic behavior. (2)the VHDL be abundant of imitate true language sentence and database function, make in any big system of the design can inspect a function possibility of design the system in early days, can carry on imitating true emulation to the design at any time. (3)the ability and procedure structure of the behavior description with lexical VHDL e to a decision the deposition that he has to support a largescale design with have already have design of again make use of the market demanding largescale system efficiently, the pletion of the high speed has to include many people the several generation hair set even together and abreast works and then can carry out. (4)for use the design of an assurance of VHDL pletion, can make use of EDA tool to carry on logic prehensive with excellent turn, and auto of the VHDL describe the design change into the door class form. (5)the description of VHDL to design have opposite and independent, the design can not understand the structure of hardware and need not manage the target spare part that the end design carry out, either is what, but carry on an independent design. Founded in 1981, this year has entered the Mentor of 25 years, is the oldest in the three major electronic design automation (EDA) vendors, and turnover ahead of a petitor four times, in addition to Mentor system design tools, market share, ranking first in the world, especially in the PCB layout, Mentor strengths which also ranked first in the world, its turnover is a full times the second supplier. To assist customers in China audiovisual applicationspecific markets, Technical Support Mentor the largest part of human input (in the past each year is almost more than three times the rate of growth) in order to strengthen the ability of the Physical the Design and Functional Architecture 。這一切極大地改變了傳統(tǒng)的數(shù)字系統(tǒng)設(shè)計方法、設(shè)計過程和設(shè)計觀念,促進(jìn)了 EDA 技術(shù)的迅速發(fā)展。 這些器 件可以通過軟件編程而對其硬件結(jié)構(gòu)和工作方式進(jìn)行重構(gòu),從而使得硬件的設(shè)計可以如同軟件設(shè)計那樣方便快捷。包括在機(jī)械、電子、通信、航空航天、化工、礦產(chǎn)、生物、醫(yī)學(xué)、軍事等各個領(lǐng)域,都有 EDA 的 應(yīng)用。 EDA設(shè)計可分為系統(tǒng)級、電路級和物理實現(xiàn)級。 1987年底, VHDL 被 IEEE 和美國國防部確認(rèn)為標(biāo)準(zhǔn)硬件描述語言 ?,F(xiàn)在, VHDL 和 Verilog 作為 IEEE 的工業(yè)標(biāo)準(zhǔn)硬件描述語言,又得到眾多 EDA 公司的支持,在電子工程領(lǐng)域,已成為事實上的通 用硬件描述語言。最初是由美國國防部開發(fā)出來供美軍用來提高設(shè)計的可靠性和縮減開發(fā)周期的一種使用范圍較小的設(shè)計語言 。當(dāng)然在一些實力較為雄厚的單位,它也被用來設(shè)計 ASIC。在對一個設(shè)計實體定義了外部界面后,一旦其內(nèi)部開發(fā)完成后,其他的設(shè)計就可以直接調(diào)用這個實體。 VHDL 支持同步電路、異步電路和隨機(jī)電路的設(shè)計,這是其他硬件描述語言雖不能比擬的。在硬件電路設(shè)計過程中,主要的設(shè)計文件是用 VHDL 編寫的源代碼,因為 VHDL 易讀和結(jié)構(gòu)化,所以易于修改 設(shè)計。另外, VHDL 支持慣性延遲和傳輸延遲,還可以準(zhǔn)確地建立硬件電路模型。當(dāng)設(shè)計描 述完成后,可以用多種不同的器件結(jié)構(gòu)來實現(xiàn)其功能。 VHDL 采用基于庫( Library)的設(shè)計方法,可以建立各種可再次利用的模塊。 ( 2) VHDL 豐富的仿真語句和庫函數(shù),使得在任何大系統(tǒng)的設(shè)計早期就能查驗設(shè)計系統(tǒng)的功能可行性,隨時可對設(shè)計進(jìn)行仿真模擬。 ( 5) VHDL 對設(shè)計的描述具有相對獨立性,設(shè)計者可以不懂硬件的結(jié)構(gòu),也不必管理最終設(shè)計實現(xiàn)的目標(biāo)器件是什么,而進(jìn)行獨立的
點擊復(fù)制文檔內(nèi)容
范文總結(jié)相關(guān)推薦
文庫吧 www.dybbs8.com
備案圖鄂ICP備17016276號-1