20xx自動(dòng)化面試自我介紹-資料下載頁(yè)
2025-01-14 22:09本頁(yè)面
【正文】 pplying Quartus II to develop FPGA. I am also familiar with VHDL for digital circuit design, and DSP principle of TMS320F2812 in TI Company. So far, I have participated in two related program about FPGA and DSP and got great results and received award from my supervisor.
Apart from these, I worked as the student cadre to serve for others and develop myself. Finally, I’d like to make a conclusion about myself: I’m a person with optimistic attitude towards life, diligent in scientific study, good sense of responsibility and capable of organization.
I’m looking forward to joining you and making bright future with my passion, sweat and wisdom.
Thank you!此資料由網(wǎng)絡(luò)收集而來(lái)，如有侵權(quán)請(qǐng)告知上傳者立即刪除。資料共分享，我們負(fù)責(zé)傳遞知
范文總結(jié)相關(guān)推薦
鄂ICP備17016276號(hào)-1