筆記本電流信號開機(jī)時序詳解-文庫吧
2025-04-23 15:22 本頁面
【正文】 GNDTOPVCCGNDSSP C B S T A C K U PBUTTOM1 3 9 41 0 / 1 0 0B C M 4 4 0 1 EL A N2223M i n i P C I30T X F MR J 4 5C a r d R e a d e r( E Z 4 o n l y )T V O53C H 73 07 CV R A M x 4D V I DT M D SL V D SR G B C R T1346,47,48,49, 50C R T35A T I M 5 4 P / M 5 6 P1451,52P C I E x p r e s s x 1 61 4 W S X G A + L C D19G 7 9 2533/667MHzT o u c hP a dI N T .KB3333F I R8 7 3 9 2 N SS I O3232APL5332KAC2 D 5 V _ S 03 D 3 V _ S 5APL5912U1 D 5 V _ S 03 D 3 V _ S 544443 9,4 043INPUTSC P U D C / D COUTPUTS0~ 48AVCC_COREM A X I M C H A R G E RDCBATOUTUP+5VDCBATOUTBT+INPUTS OUTPUTSISL6262MAX8725+Ma x 177318V 5V 100mAR J 1 1CLK_PCIE_MINI1 (100 MHz) CLK_PCIE_MINI1 (100 MHz) CLK_PCIE_PEG (100 MHz) CLK_PCIE_PEG (100 MHz) CLK_ICH14 (14 MHz) CLK_MCH_BCLK (133 MHz) AG1 Clock Block Diagram CPU GMCH Calistoga CLK_CPU_BCLK (133 MHz) CLK_CPU_BCLK (133 MHz) CLK_MCH_BCLK (133 MHz) Crystal CPUC1 CPUT1 CPUC0 PCLK_PCM (33 MHz) CLKGEN ICS954305 X1/X2 CARDBUS PCI7412 1394Controller Card Reader CPUT0 DDR2 NORMAL TYPE DDR2 NORMAL TYPE M_CLK_DDR1/ PCICLK1 PCICLK4 MINI PCI PCLK_MINI (33 MHz) PCICLK2 Crystal 10MHz KBC H8 ICH7M X1/X2 RTC PCICLK_F0/ITP_EN USB48/FSLA REF1 CODEC ALC883 MDC ACZ_BITCLK AC_BTCLK_MDC Crystal CLK48_ICH (48 MHz) CLK_ICHPCI (33 MHz) PCLK_KBC (33 MHz) SRCT8 CLK_PCIE_MINI2 (100 MHz) FWH PCICLK3 SRCC8 CLK_PCIE_MINI2 (100 MHz) CLK_PCIE_ICH (100 MHz) CLK_PCIE_ICH (100 MHz) SRCT9 SRCC9 SRCT5 SRCC5 Graphic ATI M54P/M56P LAN BCM4401E Crystal 25MHz SRCT1 SRCC1 SRCT2 SRCC2 SRCT3 SRCC3 CLK_PCIE_3GPLL (100 MHz) CLK_PCIE_3GPLL (100 MHz) BCLK1 BCLK0 HCLKIN HCKLIN GCLKP GCLKN CLK14 CLK48 PCICLK DMI_CLKN DMI_CLKP M_CLK_DDR0/ M_CLK_DDR3/ M_CLK_DDR2/ PCLK_FHW PCLK_LAN (33 MHz) SIO PC87392 PCLK_SIO (33 MHz) CLK14_SIO (14 MHz) CLK48_CARDBUS (48
范文總結(jié)相關(guān)推薦
鄂ICP備17016276號-1